*job id*:jr0203708
*job category*:engineering
*primary location*:guadalajara, jal mx
*other locations:
*job type*:college grad
atom power management validation engineer
- skills at using sound methods and data to test new ideas as well as the desire to have your own ideas be challenged by others.
- skills to develop an implementation, plan, monitor, key indicators, and adjust resources and scope to deliver value on schedule.
- strong verbal and written communication and collaboration skills.
*as a cpu pre silicon development engineer, you will*:
- develop pre silicon functional validation tests to verify system will meet design requirements.
- create test plans for rtl validation, defining and running system simulation models, and finding and implementing corrective measures for failing rtl tests.
- analyze and use results to modify testing.
- you will have the opportunity to work with the future of intel, the next generation of microprocessors.
even before they reach silicon phase.
*qualifications*
*education*:
bachelor's in computer engineering, electrical engineering, or related field of study ("cedula profesional" may be required) with 1+ years of experience (experience can be offset by master's or phd degree):
relevant experience can be obtained through school work, classes and project work, internships, and/or work experience.
*minimum qualifications*:
- intermediate+ english level.
- 3+ months of experience in validation on the cpu.
- 6+ months of experience in system verilog or ovm/uvm.
- 3+ months of experience in cpu microarchitecture in areas such as out of order execution.
*preferred qualifications*:
- processor pipelines.
- memory load and store.
- cache coherency paging.
- cpu assembly.
- validation on the cpu including experience in the area of power management validation.
- verilog and/or system verilog ovm, hardware modeling, and assertions.
- power management upf.
- low power design.
- test plans test writing and coverage.
- closely related areas such as soc, power management, subsystem design, or validation.
- test bench architecture and hands on development of components like bfms, checkers, transactors, monitors, and others using verification methodologies like system verilog, ovm/uvm, or equivalent.
- independent debug of system verilog rtl failures to root cause functional bugs.
- directed or constrained random test writing skills.
*inside this business group*
in the design engineering group (deg), we take pride in developing the best-in-class socs, cores, and ips that power intel's products.
from development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of moore's law and groundbreaking innovations.
deg is intel's engineering group, supplying silicon to business units as well as other engineering teams.
as a critical provider of all intel products, deg leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.