In this role, as part of the media ip and ip platform development team, you will need to be passionate about developing high-performance ip for hw acceleration of key cloud, edge, and data center workloads, and engage with the engineering team responsible for architecting and designing the intel qat (quickassist technology).
you will have an excellent opportunity to bring to life the next generation intel ips for hw acceleration.
in this position you will gain valuable experience which will allow growth and expanded opportunities within this business group as well as future possible opportunities with other business groups within intel.
intel is a great place to work, and is currently defining a new dynamic, flexible and inclusive future of the workplace based on three different modes of work: fully remote, hybrid, and on-site.
we want employees and their managers to partner to determine the work location and model that drives the best results for their type of work.
*responsibilities will include, but are not limited to*:
- define presilicon design verification test plans to verify ip/system will meet design requirements.
- build testbench components, create tests and sequences for rtl validation.
- drive the functional verification of intel's ips (intelectual property) by working side by side with rtl designers and architects.
- analyze rtl tests and waveforms to implement corrective measures on simulation models.
- write automation scripts to speed up the team deliveries or avoid repetitive work.
*qualifications*:
requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or school work/classes/research.
you must possess the below *minimum qualifications* to be initially considered for this position:
- minimum of 6 months of experience in ip/block/soc pre-si validation with expertise in *system verilog* and uvm / ovm concepts.
- minimum of 6 months of experience with linux.
- intermediate+ english level.
- knowledge of asic development.
- experience working with media codecs or encryption/encoding.
- knowledge of amba axi/apb protocol.
- scripting (python, perl, bash script, etc.).
*inside this business group*:
xeon and networking engineering (xne) focuses on the development and integration of xeon and networking soc's and critical ip's sustain intels xeon and 5g networking roadmap.
*posting statement*:
all qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
*benefits*:
*working model*:
this role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned intel site and off-site.
*in certain circumstances the work model may change to accommodate business needs.