.come and join a dynamic and challenging team within the intel data center and ai group (dcai) focused on developing and supporting world class platforms and component building blocks aligned to roadmap and strategies.
our mission is to enable breakthrough innovation for cloud computing in intel's data platform engineering and architecture group (dpea).as a platform hardware architect focusing on the debug infrastructure (aka bare metal) across all data center group platforms, your multi segment responsibilities will include:- lead or contribute to the development of new debug interfaces, use models and complete technical readiness for these technologies.- contribute to or define future platform debug architecture concepts.- comprehend production use models as well as requirements for hvm all in the effort of higher quality.- provide deep analysis and recommendation in specific subsystem architecture areas in support of broader platform debug definition.- support product business and planning teams to complete product feature freeze and final architecture definition.- engage in customer discussions to obtain feedback on specific features or technologies.- drive the platform architectural definition and document the full architecture in the debug platform architecture specification.- support design engineering teams in product development phase as well as representing platform architecture issues exposed in design, validation, and test.
*qualifications*:* minimum requirements*:you must possess the below minimum qualifications to be initially considered for this position.7+ years of experience with:- debug experience at platform level and/or component level, this could be software and/or hardware.- debug tools in lab/production environments.- technical domains such as soc architecture, memory, ras (reliability, accessibility, serviceability), and/or pcie.- advanced english level.- must have unrestricted - permanent right to work in mexico.
*preferred qualifications,*- master's degree with 6+ years of industry experience in computer engineering, electrical engineering or related field.- experience with intel xeon processor architecture focusing on dfx use cases including early break/patch, security levels etc.- experience with server system architectures including closed chassis, open chassis, scale up, and scale out debug.- experience with debug infrastructure utilized in the industry (jedec, ieee, mipi).- security technologies such as authentication, cryptography, secure protocols, etc.- platform/soc architectures focusing on debug technologies such as at-scale debug, direct chassis dci, itp-xdp/lauterbach, mipi-pti, jtag, smbus/i2c/i3c) as well as customer specific tools (asset, green hill).requirements listed may be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research